GitHub - RandevRanjit/portfolio: Portfolio site source (Astro): case studies incl. a RISC-V SoC accelerator and a 16-bit CPU on FPGA · GitHub

Repository navigation

portfolio

Public

About

Portfolio site source (Astro): case studies incl. a RISC-V SoC accelerator and a 16-bit CPU on FPGA

randevranjit.github.io/portfolio/

astro github-pages portfolio typst

0 stars

0 watching

Report repository

Name		Name	Last commit message	Last commit date
.github/workflows		.github/workflows
pdf		pdf
public		public
scripts		scripts
src		src
.gitignore		.gitignore
astro.config.mjs		astro.config.mjs
package-lock.json		package-lock.json
package.json		package.json
tsconfig.json		tsconfig.json

About

Portfolio site source (Astro): case studies incl. a RISC-V SoC accelerator and a 16-bit CPU on FPGA

randevranjit.github.io/portfolio/

astro github-pages portfolio typst

0 stars

0 watching

Report repository

Releases

Packages

Contributors

Languages