Pipelined-Processor

An implementation of a PDP-11/MIPS pipelined hybrid in VHDL.

Implementation

• Five pipelined stages:
  • Instruction Fetch
  • Instruction Decode
  • Execution
  • Memory
  • Write-back

Schematic

🔗 draw.io