Skip to content

feat(gpclk): prove GPCLK0 clock enable - #81

Open
infektyd wants to merge 1 commit into
pr/auxspi1-v143from
pr/gpclk-v144
Open

feat(gpclk): prove GPCLK0 clock enable#81
infektyd wants to merge 1 commit into
pr/auxspi1-v143from
pr/gpclk-v144

Conversation

@infektyd

Copy link
Copy Markdown
Owner

Summary

Test plan

  • Confirm gh pr view 80 still tips 7eebe118e109e045c778239d9b30c1612c7d7768 and this PR bases on pr/auxspi1-v143.
  • Confirm serial still shows gpclk ok=1 version=144 clk=1 restore=1.
  • Confirm tests/test_runtime_gpclk_v144_contract.py is in the diff and Toolsets are not.

Made with Cursor

Fail-closed CM_GP0 OSC+ENAB after GENET on a new unused block, with leftover restore. UART2 MMIO after GENET hung AXI — do not retry UART2-5.

Co-authored-by: Cursor <cursoragent@cursor.com>
@infektyd

Copy link
Copy Markdown
Owner Author

Hi @infektyd - this PR hasn't had any activity in over 7 days. Please update it or close it if it's no longer needed. (No merge conflicts detected.)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant