Make the generated verilog easier to read by indenting all structural statements

[rdaly525]

For example: https://github.com/rdaly525/coreir/pull/822/files#diff-772534cb14af40ea33af72b39d05c59c

(In my opinion) would be easier to read if the assign was indented.