Popular repositories Loading
-
PDM-PCM_audio_decimator
PDM-PCM_audio_decimator PublicThe goal is to convert high-speed 1-bit PDM microphone data into usable 16-bit PCM audio while operating under strict FPGA resource limitations.
Verilog 1
-
USB_to_JTAG
USB_to_JTAG PublicRP2040-based FTDI FT232H/MPSSE emulator for Shrike - driverless USB-JTAG bridge for OpenOCD. Derived from pico-dirtyJtag.
C 1
-
fpu-fpga-verilog
fpu-fpga-verilog PublicImplement a hardware-accelerated Floating Point Unit (FPU) on a Xilinx FPGA, compliant with the IEEE 754-2008 single-precision standard.
Verilog 1
-
axi4lite-slave-uvm-verification
axi4lite-slave-uvm-verification PublicAXI4-Lite slave RTL design and UVM-based verification using SystemVerilog, constrained-random testing, SVA, and functional coverage.
SystemVerilog 1
If the problem persists, check the GitHub status page or contact support.
