Skip to content
View parthshahee-ops's full-sized avatar

Block or report parthshahee-ops

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. PDM-PCM_audio_decimator PDM-PCM_audio_decimator Public

    The goal is to convert high-speed 1-bit PDM microphone data into usable 16-bit PCM audio while operating under strict FPGA resource limitations.

    Verilog 1

  2. USB_to_JTAG USB_to_JTAG Public

    RP2040-based FTDI FT232H/MPSSE emulator for Shrike - driverless USB-JTAG bridge for OpenOCD. Derived from pico-dirtyJtag.

    C 1

  3. fpu-fpga-verilog fpu-fpga-verilog Public

    Implement a hardware-accelerated Floating Point Unit (FPU) on a Xilinx FPGA, compliant with the IEEE 754-2008 single-precision standard.

    Verilog 1

  4. axi4lite-slave-uvm-verification axi4lite-slave-uvm-verification Public

    AXI4-Lite slave RTL design and UVM-based verification using SystemVerilog, constrained-random testing, SVA, and functional coverage.

    SystemVerilog 1