Skip to content

Register MPM under CPU cluster power domain #832

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
smankad-oss wants to merge 5 commits into
base: qcom-6.18.y
Choose a base branch
from
Open

Register MPM under CPU cluster power domain #832

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
0e6b90c
FROMLIST: dt-bindings: interrupt-controller: mpm: Document power-doma…
smankad-oss Jun 22, 2026
afb5c12
FROMLIST: irqchip/irq-qcom-mpm: Register MPM under CPU cluster power …
smankad-oss Jun 22, 2026
b157239
FROMLIST: irqchip/irq-qcom-mpm: Prepare common access path for timer …
smankad-oss Jul 8, 2026
f6e2ba5
FROMLIST: irqchip/irq-qcom-mpm: Program wakeup timer when CPU cluster…
smankad-oss Jul 7, 2026
6d57183
FROMLIST: arm64: dts: qcom: shikra: Add CPU idle states
smankad-oss Jul 13, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -68,8 +68,8 @@ properties:
- description: MPM pin number
- description: GIC SPI number for the MPM pin

'#power-domain-cells':
const: 0
power-domains:
maxItems: 1

required:
- compatible
Expand Down Expand Up @@ -113,6 +113,6 @@ examples:
<24 79>,
<86 183>,
<91 260>;
#power-domain-cells = <0>;
power-domains = <&cluster_pd>;
};
};
94 changes: 93 additions & 1 deletion arch/arm64/boot/dts/qcom/shikra.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -66,6 +66,8 @@
compatible = "arm,cortex-a55";
reg = <0x0 0x0>;
enable-method = "psci";
power-domains = <&cpu_pd0>;
power-domain-names = "psci";
next-level-cache = <&l3>;
capacity-dmips-mhz = <1024>;
dynamic-power-coefficient = <100>;
Expand All @@ -84,6 +86,8 @@
compatible = "arm,cortex-a55";
reg = <0x0 0x100>;
enable-method = "psci";
power-domains = <&cpu_pd1>;
power-domain-names = "psci";
next-level-cache = <&l3>;
capacity-dmips-mhz = <1024>;
dynamic-power-coefficient = <100>;
Expand All @@ -102,6 +106,8 @@
compatible = "arm,cortex-a55";
reg = <0x0 0x200>;
enable-method = "psci";
power-domains = <&cpu_pd2>;
power-domain-names = "psci";
next-level-cache = <&l3>;
capacity-dmips-mhz = <1024>;
dynamic-power-coefficient = <100>;
Expand All @@ -120,6 +126,8 @@
compatible = "arm,cortex-a78c";
reg = <0x0 0x300>;
enable-method = "psci";
power-domains = <&cpu_pd3>;
power-domain-names = "psci";
next-level-cache = <&l2_3>;
capacity-dmips-mhz = <1946>;
dynamic-power-coefficient = <489>;
Expand Down Expand Up @@ -163,6 +171,61 @@
};
};

idle-states {
entry-method = "psci";

little_cpu_sleep_0: cpu-sleep-0-0 {
compatible = "arm,idle-state";
idle-state-name = "little-power-down";
arm,psci-suspend-param = <0x40000003>;
entry-latency-us = <549>;
exit-latency-us = <901>;
min-residency-us = <1774>;
local-timer-stop;
};

little_cpu_sleep_1: cpu-sleep-0-1 {
compatible = "arm,idle-state";
idle-state-name = "little-pll-power-down";
arm,psci-suspend-param = <0x40000004>;
entry-latency-us = <702>;
exit-latency-us = <915>;
min-residency-us = <4001>;
local-timer-stop;
};

big_cpu_sleep_0: cpu-sleep-1-0 {
compatible = "arm,idle-state";
idle-state-name = "big-power-down";
arm,psci-suspend-param = <0x40000003>;
entry-latency-us = <523>;
exit-latency-us = <1244>;
min-residency-us = <2207>;
local-timer-stop;
};

big_cpu_sleep_1: cpu-sleep-1-1 {
compatible = "arm,idle-state";
idle-state-name = "big-pll-power-down";
arm,psci-suspend-param = <0x40000004>;
entry-latency-us = <526>;
exit-latency-us = <1854>;
min-residency-us = <5555>;
local-timer-stop;
};
};

domain_idle_states: domain-idle-states {
cluster_sleep_apss_off: cluster-sleep-0 {
compatible = "domain-idle-state";
idle-state-name = "cluster-power-down";
arm,psci-suspend-param = <0x41000044>;
entry-latency-us = <2752>;
exit-latency-us = <3038>;
min-residency-us = <6118>;
};
};

l3: l3-cache {
compatible = "cache";
cache-level = <3>;
Expand Down Expand Up @@ -281,6 +344,35 @@
psci: psci {
compatible = "arm,psci-1.0";
method = "smc";

cpu_pd0: power-domain-cpu0 {
#power-domain-cells = <0>;
power-domains = <&cluster_pd>;
domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
};

cpu_pd1: power-domain-cpu1 {
#power-domain-cells = <0>;
power-domains = <&cluster_pd>;
domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
};

cpu_pd2: power-domain-cpu2 {
#power-domain-cells = <0>;
power-domains = <&cluster_pd>;
domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
};

cpu_pd3: power-domain-cpu3 {
#power-domain-cells = <0>;
power-domains = <&cluster_pd>;
domain-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
};

cluster_pd: power-domain-cluster {
#power-domain-cells = <0>;
domain-idle-states = <&cluster_sleep_apss_off>;
};
};

rpm: remoteproc {
Expand Down Expand Up @@ -354,8 +446,8 @@
mboxes = <&apcs_glb 1>;
interrupt-controller;
#interrupt-cells = <2>;
#power-domain-cells = <0>;
interrupt-parent = <&intc>;
power-domains = <&cluster_pd>;
qcom,mpm-pin-count = <96>;
qcom,mpm-pin-map = <2 275>, /* TSENS0 uplow */
<12 422>, /* DWC3 ss_phy_irq */
Expand Down
Loading
Loading