parameterised-verilog

Here is 1 public repository matching this topic...

Sooryakiran / dotV

A library to generate parameterized Verilog code from C++. Allows you to assemble Verilog modules in C++, use C++ syntax to dynamically generate complex connections, parameterize code, and ultimately get the Verilog code automatically generated.

cpp verilog hardware-designs verilog-generator parameterised-verilog

Updated Dec 20, 2020
C++

Add this topic to your repo

To associate your repository with the parameterised-verilog topic, visit your repo's landing page and select "manage topics."

Learn more