CPE 333: Computer Hardware Architecture and Design Projects

This repository encompasses 4 project:

• a multicycle RISC-V implementation
• a pipelined RISC-V implementation with control, data, and load-use hazard handling
• a direct map cached pipelined RISC-V implementation
• a 4 way set associative cached pipelined RISC-V implementation