Skip to content
View yairgd's full-sized avatar

Block or report yairgd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
yairgd/README.md

πŸ‘‹ Hi, I'm Yair Gadelov

Welcome to my GitHub!
I’m an Embedded Software Engineer and System Architect specializing in Linux BSP, FPGA-based platforms, and real-time firmware β€” passionate about bridging hardware and software into clean, reliable systems.


πŸš€ About Me

  • Embedded & Linux BSP Engineer β€” Focused on board bring-up, device drivers, and system integration on ARM / Jetson / Zynq platforms.
  • System-Level Thinker β€” I design modular architectures that scale from prototype to production.
  • Technical Blogger β€” I write deep-dives, architecture notes, and practical engineering guides at yairgadelov.me.
  • Open to Collaboration β€” Especially in embedded Linux, IoT, and high-performance system design.

πŸ› οΈ Skills & Tools

  • Languages: C, C++, Python, Bash, MATLAB
  • Platforms: NXP i.MX6 / i.MX8, STM32, Zynq-7000 / UltraScale+, NVIDIA Jetson
  • Operating Systems: Embedded Linux (Yocto / Buildroot), Zephyr, FreeRTOS
  • Domains: BSP integration, low-level drivers, RT systems, signal processing
  • Tooling: Git, CMake, GDB, Docker, Yocto, QEMU

πŸ“Œ Featured Projects

  • yairgadelov.me
    My personal tech blog – built with Hugo, sharing embedded knowledge and tutorials.

  • PCIe Data Injection Framework
    A modular middleware layer enabling DMA data transfer between FPGA and Jetson for radar systems.

  • EEG/ERG Simulator
    A Medtronic device generating physiological waveforms for patient monitoring system validation.


✍️ Latest Blog Posts

Explore in-depth engineering content at yairgadelov.me:

  • Modular BSP Layers in Yocto – Design Patterns and Best Practices
  • Building a PCIe Data Pipeline for Jetson + FPGA
  • Adaptive Gain Control Loops – Kalman-Based Embedded Algorithms
    (See more on my blog!)

🌐 Connect with Me

Pinned Loading

  1. websockets websockets Public

    C++ 6 1

  2. rest_server rest_server Public

    C++

  3. atari atari Public

    C 1

  4. disa disa Public

    simple module to disassembly memory using Linux kernel module

    C

  5. uiofpga uiofpga Public

    Tcl 1 1

  6. imx imx Public

    C