NES implementation using SystemVerilog (WIP)
NES implementation using SystemVerilog
Hardware: Altera DE0 Nano FPGA dev board
