Skip to content

feat(pwm): prove GPIO12 ALT0 pin-mux - #76

Open
infektyd wants to merge 1 commit into
pr/genet34-v138from
pr/pwm3-v139
Open

feat(pwm): prove GPIO12 ALT0 pin-mux#76
infektyd wants to merge 1 commit into
pr/genet34-v138from
pr/pwm3-v139

Conversation

@infektyd

Copy link
Copy Markdown
Owner

Summary

Test plan

  • Confirm gh pr view 75 still tips b2990241a38487e27d63f50264e9ee8eba7af933 and this PR bases on pr/genet34-v138.
  • Confirm serial still shows pwm3 ok=1 version=139 pin=12 alt=1 restore=1.
  • Confirm tests/test_runtime_pwm3_v139_contract.py is in the diff and Toolsets are not.

Made with Cursor

Mux GPIO12 to PWM0 ALT0 with fail-closed GPFSEL1 readback and leftover restore, leaving UART GPIO14/15 FSEL bits untouched and making no PWM output claim.

Metal: pwm3 ok=1 version=139 pin=12 alt=1 restore=1
kernel8.img sha256 8043786d8c9cfc3261db1306eae357b6b714f4e82f687f28e479e338309b7809

Co-authored-by: Cursor <cursoragent@cursor.com>
@infektyd

Copy link
Copy Markdown
Owner Author

Hi @infektyd - this PR hasn't had any activity in over 7 days. Please update it or close it if it's no longer needed. (No merge conflicts detected.)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant